as: ARC Options
1
1 9.3.1 Options
1 -------------
1
1 The following options control the type of CPU for which code is
1 assembled, and generic constraints on the code generated:
1
1 '-mcpu=CPU'
1 Set architecture type and register usage for CPU. There are also
1 shortcut alias options available for backward compatibility and
1 convenience. Supported values for CPU are
1
1 'arc600'
1 Assemble for ARC 600. Aliases: '-mA6', '-mARC600'.
1
1 'arc600_norm'
1 Assemble for ARC 600 with norm instructions.
1
1 'arc600_mul64'
1 Assemble for ARC 600 with mul64 instructions.
1
1 'arc600_mul32x16'
1 Assemble for ARC 600 with mul32x16 instructions.
1
1 'arc601'
1 Assemble for ARC 601. Alias: '-mARC601'.
1
1 'arc601_norm'
1 Assemble for ARC 601 with norm instructions.
1
1 'arc601_mul64'
1 Assemble for ARC 601 with mul64 instructions.
1
1 'arc601_mul32x16'
1 Assemble for ARC 601 with mul32x16 instructions.
1
1 'arc700'
1 Assemble for ARC 700. Aliases: '-mA7', '-mARC700'.
1
1 'arcem'
1 Assemble for ARC EM. Aliases: '-mEM'
1
1 'em'
1 Assemble for ARC EM, identical as arcem variant.
1
1 'em4'
1 Assemble for ARC EM with code-density instructions.
1
1 'em4_dmips'
1 Assemble for ARC EM with code-density instructions.
1
1 'em4_fpus'
1 Assemble for ARC EM with code-density instructions.
1
1 'em4_fpuda'
1 Assemble for ARC EM with code-density, and double-precision
1 assist instructions.
1
1 'quarkse_em'
1 Assemble for QuarkSE-EM cpu.
1
1 'archs'
1 Assemble for ARC HS. Aliases: '-mHS', '-mav2hs'.
1
1 'hs'
1 Assemble for ARC HS.
1
1 'hs34'
1 Assemble for ARC HS34.
1
1 'hs38'
1 Assemble for ARC HS38.
1
1 'hs38_linux'
1 Assemble for ARC HS38 with floating point support on.
1
1 'nps400'
1 Assemble for ARC 700 with NPS-400 extended instructions.
1
1 Note: the '.cpu' directive (⇒ARC Directives) can to be used
1 to select a core variant from within assembly code.
1
1 '-EB'
1 This option specifies that the output generated by the assembler
1 should be marked as being encoded for a big-endian processor.
1
1 '-EL'
1 This option specifies that the output generated by the assembler
1 should be marked as being encoded for a little-endian processor -
1 this is the default.
1
1 '-mcode-density'
1 This option turns on Code Density instructions. Only valid for ARC
1 EM processors.
1
1 '-mrelax'
1 Enable support for assembly-time relaxation. The assembler will
1 replace a longer version of an instruction with a shorter one,
1 whenever it is possible.
1
1 '-mnps400'
1 Enable support for NPS-400 extended instructions.
1
1 '-mspfp'
1 Enable support for single-precision floating point instructions.
1
1 '-mdpfp'
1 Enable support for double-precision floating point instructions.
1
1 '-mfpuda'
1 Enable support for double-precision assist floating point
1 instructions. Only valid for ARC EM processors.
1